Quantcast
Channel: Processors forum - Recent Threads
Viewing all 17527 articles
Browse latest View live
↧

TMDSEVM437X: How to enable eMMC in u-boot

August 12, 2019, 3:37 am
$
0
0

Part Number: TMDSEVM437X

Hello,

I am trying to access eMMC on this EVK in u-boot and followed instructions as per the thread

$/support/processors/f/791/t/518624?AM437x-eMMC-support-in-U-boot

Modified mux.c, am43xx_evm_defconfig, am437x-gp-evm.dts, am437x-gp-evm-u-boot.dtsi files.

However, it is reporting an error that "Card did not respond to voltage select".

=> mmc rescan
=> mmc list
OMAP SD/MMC: 0 (SD)
OMAP SD/MMC: 1
=> mmc dev 1
Card did not respond to voltage select!

mux.c has the following settings,

static struct module_pin_mux emmc_pin_mux[] = {
{OFFSET(gpmc_ad0), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD0 */
{OFFSET(gpmc_ad1), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD1 */
{OFFSET(gpmc_ad2), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD2 */
{OFFSET(gpmc_ad3), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD3 */
{OFFSET(gpmc_ad4), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD4 */
{OFFSET(gpmc_ad5), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD5 */
{OFFSET(gpmc_ad6), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD6 */
{OFFSET(gpmc_ad7), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* AD7 */

{OFFSET(gpmc_csn1), (MODE(2) | PULLUP_EN)}, /* gpmc_csn1.mmc1_clk */
{OFFSET(gpmc_csn2), (MODE(2) | PULLUP_EN)}, /* gpmc_csn2.mmc1_cmd */

{OFFSET(spi2_cs0), (MODE(7) | PULLUP_EN)}, /* spi2_cs0.gpio0_23 SEL_eMMCorNANDn */
{-1},
};

Similar changes to kernel is working fine and able to see the eMMC after the kernel boots.

Is there any other changes needed on the u-boot side to properly enable eMMC?

Looking forward for your support,

Thanks

↧
Search

Compiler/TDA2EXEVM: check stack and status of the task

August 12, 2019, 3:39 am
$
0
0

Part Number: TDA2EXEVM

Tool/software: TI C/C++ Compiler

Hi Expert,

I'm running Linux Vision SDK v03.02.00(4.4.84) on TDA2eg.
Don't had JTAG pin on the custom PCBA.

How do check Stack and Status of the task? (Utils_tskCreate)

Could you please provide some guide on these questions?
Thanks in advance.

↧
↧

[TDA4M] CSP package

August 12, 2019, 5:25 am
$
0
0

Hi, team

I could not find the CSP package(J7ES) in psdk v0.9(PSDKRA or PSDKLA) for CCS setup.

Could you tell me the installation guide for this package?

Thanks.

-GTO-

↧

CCS/AM3359: EtherCAT Master build errors

August 12, 2019, 5:54 am
$
0
0

Part Number: AM3359

Tool/software: Code Composer Studio

can u please help me out for solving the errors. thanks in advance.

regards 

Rock

↧

66AK2L06: Linux and bare metal DSP communication

August 12, 2019, 6:15 am
$
0
0

Part Number: 66AK2L06

Hi All!

We have a custom board with TCI6630K2L running Linux-RT OS on ARM and digital signal processing application on bare metal c66x cores.

Application dataflow is as follows:

  1. Get notification from PCIe endpoint (FPGA)
  2. Read data from PCIe EP
  3. Process data on c66x cores
  4. Notify Linux application with results

I know about IPC examples, but they are SYS/BIOS-based and too high-level to understand hardware internals.

What is the best way of communication (in point of hardware) between Linux ARM and bare metal DSPs?

Yurii

PS. Currently we use only ARM cores for all digital signal processing, but we have performance problems (high CPU load, high interrupt latency, etc.).

↧
↧

TMS320DM6437Q: The power consumption comparison for tms320dm6437Q5 between CVDD=1.2V and CVDD=1.05V

August 12, 2019, 7:00 am
$
0
0

Part Number: TMS320DM6437Q

Hi Expert,

in datasheet of tms320dm6437Q5 , internal core voltage can be either 1.2V  or 1.05V, I made use of spreadsheet(see it in attachment) downloaded from TI website to compare the power consumption, it's interesting that

when the DSP frequency is 400MHZ, 

the power consumption for CVDD=1.2V: 925mW

the power consumption for CVDD=1.05V: 653mW

so the gap of two configurations is very big: 925mW-653mW= 272 mW, 

are you sure the gap is reasonable?

consider lower power consumption, now tms320dm6437Q5 is supplied by 1.2V, if it's supplied by 1.05V, the only change is to change the CVDD from 1.2V to 1.05V, right? is there other changes to be done?

by the way, is TMS320DM6437ZWTQ5 pin to pin for TMS320DM6437ZWTQ6? if iTMS320DM6437ZWTQ6 is replaced by TMS320DM6437ZWTQ5, is there any changes to be done?

thanks for your detail information in advance.(Please visit the site to view this file)

↧

TDA2SX: can vip module support input dataformat yuyv ,then output dataformat 420sp

August 12, 2019, 7:14 am
$
0
0

Part Number: TDA2SX

I set  input dataformat yuv422I_YUYV ,  output set  dataformat  yuv420sp. ,but I find it not work no correct. my camera is yuyv format,I try to change it to uyvy, it can work ok.so i want to ask it is support  yuyv change to 420sp. if support,how can i set to do work.

thanks！

↧

AM3358: running my script on boot time(embedded linux)

August 12, 2019, 7:33 am
$
0
0

Part Number: AM3358

Hi,

I am using AM3358 Eval board .I  am using latest rootfs from ti site.

I am not able to add my script on boot time using latest rootfile system.

Please let me know the process for adding my script at boot time.

I tried adding in /etc/init.d folder,but it didn't worked.

With regards,

Keerti

↧
Search

TCI6638K2K: x1 SRIO data rate

August 12, 2019, 8:08 am
$
0
0

Part Number: TCI6638K2K

Dear colleague,

Our customer asks me whether we test the SRIO highest data rate.

Now they tested 4 x1 SRIO, they found upstream rate is 2Gbps, but the downstream rate is 1.6Gbps.

But they need 2Gbps downstream rate.

So do you have any suggestion?

Best Regards,

Rock Su

↧
↧

AM4376: BOOTP Broadcast without MDIO and PHY: Direct RMII Connection to a KSZ8567 Switch

August 12, 2019, 8:38 am
$
0
0

Part Number: AM4376

We were told the AM4376 needs a PHY at the lowest MDIO address in order for the ROM code to negotiate and broadcast a BOOTP message. However, we have a board with a direct RMII connection to a KSZ8567 switch and no MDIO interface that broadcasts BOOTP messages upon booting. We need to understand how the ROM code is working for this situation.

The KSZ8567 switch is strapped on reset to be 100Mbps Ethernet, auto-negotiate, enable flow control, forward packets and output the RMII 50 MHZ clock to the AM4376. The port used is also the in-band management port of the switch. 

Is the AM4376 ROM code performing the negotiation strictly over the link layer and then broadcasting the BOOTP? Or is the ROM code actually using in band management to set up the link prior to initiating the BOOTP message? 

↧

AM6548: PRU-ICSSG expected bandwidth on TI-RTOS

August 12, 2019, 8:40 am
↧

TDA2SX: adc3101: sample rate is not supported

August 12, 2019, 8:48 am
$
0
0

Part Number: TDA2SX

Hello All,

We are working on custom board designed using TDA2SX microprocessor and have TLV320ADC3101 codec interfaced to MCASP.

The configuration in DTS file is as below;

&atl {
        assigned-clocks = <&abe_dpll_sys_clk_mux>,
                          <&atl_gfclk_mux>,
                          <&dpll_abe_ck>,
                          <&dpll_abe_m2x2_ck>,
                          <&atl_clkin1_ck>,
                          <&atl_clkin2_ck>;
        assigned-clock-parents = <&sys_clkin1>, <&dpll_abe_m2_ck>;
        assigned-clock-rates = <0>, <0>, <180633600>, <361267200>,
                                <11289600>, <19200000>;

        status = "okay";

        atl2 {
                bws = <DRA7_ATL_WS_MCASP2_FSX>;
                aws = <DRA7_ATL_WS_MCASP3_FSX>;
        };
};

    snd1: sound0 {
        compatible = "simple-audio-card";
        simple-audio-card,name = "DRA7xx-EVM-sound0";
/*
        simple-audio-card,widgets =
            "Headphone", "Headphone Jack",
            "Line", "Line Out",
            "Microphone", "Mic Jack",
            "Line", "Line In";
        simple-audio-card,routing =
            "Headphone Jack",    "HPLOUT",
            "Headphone Jack",    "HPROUT",
            "Line Out",        "LLOUT",
            "Line Out",        "RLOUT",
            "MIC3L",        "Mic Jack",
            "MIC3R",        "Mic Jack",
            "Mic Jack",        "Mic Bias",
            "LINE1L",        "Line In",
            "LINE1R",        "Line In";
*/
               simple-audio-card,widgets =
                       "Line", "Line In";
               simple-audio-card,routing =
                       "IN2_R",                "Line In",
                       "IN3_R",                "Line In",
                       "IN2_L",                "Line In",
                       "IN3_L",                "Line In";
        simple-audio-card,format = "dsp_b";
        simple-audio-card,bitclock-master = <&sound0_master>;
        simple-audio-card,frame-master = <&sound0_master>;
        simple-audio-card,bitclock-inversion;

        sound0_master: simple-audio-card,cpu {
            sound-dai = <&mcasp6>;
/*            system-clock-frequency = <11289600>;*/
        };

        simple-audio-card,codec {
            sound-dai = <&tlv320adc3101>;
            clocks = <&atl_clkin2_ck>;
        };
    };

However, are getting following error while running arecord;

root@dra7xx-evm:~# arecord -l

**** List of CAPTURE Hardware Devices ****

card 0: DRA7xxEVMsound0 [DRA7xx-EVM-sound0], device 0: davinci-mcasp.0-tlv320adc3101-hifi tlv320adc3101-hifi-0 []

Subdevices: 1/1

Subdevice #0: subdevice #0

card 1: DRA7xxEVMsound1 [DRA7xx-EVM-sound1], device 0: davinci-mcasp.0-tlv320aic3x-hifi tlv320aic3x-hifi-0 []

Subdevices: 1/1

Subdevice #0: subdevice #0

card 2: DRA7xxEVMsound2 [DRA7xx-EVM-sound2], device 0: davinci-mcasp.0-tlv320aic3x-hifi tlv320aic3x-hifi-0 []

Subdevices: 1/1

Subdevice #0: subdevice #0

root@dra7xx-evm:~#

 

root@dra7xx-evm:~# arecord -D hw:0,0 -c 2 -r 8000 -f cd test.wav

Recording WAVE 'test.wav' : Signed 16 bit Lirate 44100 sysclk 20070175 divs_rate 8000 divs_sysclk 19200000

ttle Endian, Rate 44100 Hz, Stereo

rate 44100 sysclk 20070175 divs_rate 44100 divs_sysclk 19200000

rate 44100 sysclk 20070175 divs_rate 48000 divs_sysclk 19200000

adc3101: sample rate is not supported

adc3101: sampling rate not supported

tlv320adc3101-codec 0-001b: ASoC: can't set tlv320adc3101-hifi hw params: -22

arecord: set_params:1297: Unable to install hw params:

Can someone help on who is changing the sysclk to 20070175 from 19200000 set in DTS file?

↧

CCS/66AK2H14: warning #10247-D, how to get rid of?

August 12, 2019, 12:39 pm
$
0
0

Tool/software: Code Composer Studio

Hello, when I compile my simple, Baremetal, SPI example code I receive the following warning:

warning #10247-D: creating output section ".csl_vect" without a SECTIONS specification

How can get rid of this warning?

(Please visit the site to view this file)

↧
↧

CCS/PROCESSOR-SDK-AM437X: 1ms Timer on AM437x not working correctly.

August 12, 2019, 12:41 pm
$
0
0

Part Number: PROCESSOR-SDK-AM437X

Tool/software: Code Composer Studio

I have set up a 1ms timer on my AM437x IDK, but it does not seem to be working correctly. I have a print statement that is supposed to print out every 5 seconds, but instead it is am printing every 5.9 seconds.

I have my Initialization as follows:

void Clock::Initialize()
{
    Timer_Params timerParams;
    Timer_Params_init(&timerParams);
    timerParams.period = 1000; /* 1 ms */
    Timer_create(Timer_ANY, timerISR, &timerParams, NULL);
}
// This function runs every 1 ms and should run in the ISR context from one of the on board timers
void timerISR(UArg arg0)
{
    Clock::Tick(CLOCK_MS);
}

volatile uint32_t Clock::m_milliseconds 	= 0;
volatile uint32_t Clock::m_seconds 	= 0;

void Clock::Tick(Clock_Units units /* = CLOCK_MS */)
{
	switch(units)
	{
	case CLOCK_MS:
		if (++m_milliseconds >= 1000)
		{
			m_seconds++;
			m_milliseconds = 0;
		}
		break;

	case CLOCK_S:
		m_seconds++;
		m_milliseconds = 0;
		break;
	}
}

The above code is pretty simple. timerISR should get called every millisecond like programmed to do in the initialize function. From there, it simply increments a counter. When the counter of ms reaches 1000, the seconds value is incremented and the ms is set back to 0.

However, when I do a simple code call to check if 5000 ms has passed, and to print, I get the following: (This shows that the timer is averaging around 5.93 seconds per call)

Any ideas as to why this occurs?

↧

TMS320VC5507: Code for TMS320VC5507 from ADS1278EVM

August 12, 2019, 3:32 pm
$
0
0

Part Number: TMS320VC5507

Hi, I have an ADS1278EVM. I would like to know the code that was used for TMS320VC5507 to make it get the data from the ADC into the PC. It would be great if you could provide me with the code so that I can have a look at it and possibly it could help me in coding my TMS320C5517. 

I would really appreciate any help provided.

↧
Search

AM3352: USB PHY initialization.

August 12, 2019, 7:01 pm
$
0
0

Part Number: AM3352

Hi,

We are implementing a device driver with AM3352 USB controller as the USB host, using VxWorks.

We initialize the USB controller in the following order.

 

1.Set Core PLL

2.Enable L3 Slow

3.Set Per PLL

4.Enable CLKDCOLDO

5.Enable USB module

6.Initialize USB SubSystem

7.Initialize USB1 Ctrl

8.Initialize USB1 PHY

9.Initialize USB1 Core

 

At the 8th step 'USB1 PHY' Initialization, after setting each register, the read value is different from the set value .

Therefore, after initialization, if connect a USB device, connection interrupt does not occur.

 

However, if we insert 1msec delay after setting each PHY register, the read value is correct.

 

Example of a problematic case:

1. set PHY_TERM_CTRL

2. set RX_CALIB

3. read PHY_TERM_CTRL

The read value of PHY_THRM_CTRL is different from the set value .

 

Example of an OK case

1. set PHY_TERM_CTRL

2. wait 1 msec

3. set RX_CALIB

3. read PHY_TERM_CTRL

The read value of PHY_THRM_CTRL is same as the set value .

 

Is this symptom correct?

Is 1 msec wait necessary?

↧

TLV61046ADBVT reverse beat GPIO

August 12, 2019, 7:26 pm
$
0
0

HELO TI EG:  

      TLV61046ADBVT reverse beat GPIO.

     When we use TLV61046ADBVT, the gpio35% is broken, and the high level of SMT32L476(GPIO sets push-pull output) is effective.When the GPIO is broken, the high level has to be pulled or the MCU (STM32L476) has to be replaced.

1. Is there any problem with our design?If there is a problem, how to modify it?

2. If there is no problem with the design, how can GPIO reverse irrigation be solved?Add BUFF?Is a diode ok?

↧
↧

Compiler/AM3358: CC1310 AM3358 bbb Compile Error

August 12, 2019, 8:13 pm
$
0
0

Part Number: AM3358

Tool/software: TI C/C++ Compiler

Hi All:

I Compile AM3358 bbb and CC1310LP  SDK,but failed .the .txt is the all ptompt message in the Terminal(Please visit the site to view this file)

SDK Version: ti-processor-sdk-linux-am335x-evm-06.00.00.07    and  ti154stack_linux_x64_2_09_00_09.run

I change two makefiles 

${SDK_ROOT}/scripts/front_matter.mak

${SDK_ROOT}/example/cc13xx-sbl/app/linux/Makefile 
because my Cross compiler path is in a hidden directory
 

when I input  ./build_all.sh bbb   error occurued 

 


 
↧

TDA2E: rtos system_linkControl issue

August 12, 2019, 9:15 pm
$
0
0

Part Number: TDA2E

Hi,

My Development environment is below,

vision_sdk302,

4.4.84-00018-gd326d64-dirty,

tda2eg,

i find when my system runs for long time,

my GrpxSrcLink_tskMain will dead,

the dead is mean i print some log,

but at that time the log is disappear,

after trace my code,

i found it stopped at BspOsal_semWait which in links_fw\src\rtos\links_common\system\system_ipc_msgq.c   "function System_ipcMsgQSendMsg",

the code is BspOsal_semWait(gSystem_ipcObj.msgQLock, BSP_OSAL_WAIT_FOREVER);

i want to know that the parameter set to BSP_OSAL_WAIT_FOREVER is reasonable?

Because I have seen some ways to prevent stopping BspOsal_semWait wait forever,

like set 1000( mean 1sec?), if over this time print some error log,

and semStatus = (Bool)TRUE;

so, my quesion is in System_ipcMsgQSendMsg, BspOsal_semWait wait forever is reasonble?

if not, could i change this to wait 1sec?

↧

AM5716: Address Break feature from User Application

August 12, 2019, 9:53 pm
$
0
0

Part Number: AM5716

Hi,

 

Can address break which is usually used at debugging be used by user application as well ?

 

The customer wants to use it for synchronizing between two of AM5716 to compare between each result. They want to make debug exception occur when Program Counter matched with their set address. After that, the status of two CPUs were checked and task was called.

Is it possible to do that ? They want to use address break, not interrupt.

 

Regards,

Hideaki

 

↧
Viewing all 17527 articles
Browse latest View live
Search
<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>