Quantcast
Channel: Processors forum - Recent Threads
Viewing all 17527 articles
Browse latest View live

CCS/TMS320C6678: TMS320C6678: MSI interrupt mechanism for PCIe

$
0
0

Part Number: TMS320C6678

Tool/software: Code Composer Studio

Hi,

    The setup is based on 2 C6678-EVM boards, one in RC and one in EP mode.

    Having OB region size set to 8MB it means a space of 8MB for region 0 (0x6000.0000 - 0x607F.FFFF).

    The scope of the data transfer is to not use memory markers (PCIE_EXAMPLE_BUF_FULL, PCIE_EXAMPLE_BUF_EMPTY) and pooling mode like in the pcie_sample.c from PDK. The sender and receiver are not in sync. The space of 8MB of region 0 is targeted to be used as a ring buffer: first data is written to 0x6000.0000, the second data is written to 0x6000.0080, and so on..   Every data has a fixed size of 128 bytes.

    Considering that inbound and outbound are correctly configured over BAR1 and BAR 0 is also enable for MSI support, I want to simulate the following scenario:

1. write data 0, then generate MSI interrupt to remote

2. write data 1, then generate MSI interrupt (same) to remote

Supposing that remote didn't handled the first MSI request before sender already wrote the second data and generated second MSI, will the remote node receive the second event of MSI after handling (as TI manual says) of the first MSI request? If not, does this mean that I am forced to implement an msi_req + ack mechanism?

Thank you.

   


BEAGLEBK: Which LCD Display do I need for experimenting with "Matrix" application?

$
0
0

Part Number: BEAGLEBK

I'll be running latest Processor SDK Linux on BeagleBone Black.  It contains a featured application called "Matrix".  I need to experiment with simple Graphical User's Interface (GUI) of icon's arranged in a "matrix".

Which LCD Display do I need to purchase?  Where on the board will it be connected?

CCS/TMS320C6678: BIOS_start( ) in SRIO example projects

$
0
0

Part Number: TMS320C6678

Tool/software: Code Composer Studio

Hello,

I studied 3 example projects of SRIO:

example a) SRIO_LpbkDioIsr_evmc6678_C66BiosExampleProject

example b) SRIO_Loopback_evmc6678_C66BiosTestProject

example c) SRIO_TputBenchmarking_evmc6678_C66TestProject

My questions are:

1- Why BIOS_start( ) function is used in main() function of example a and example b and is not used in main() function of example c?

2- Does example c use BIOS_start( )?

3- If I want to send and receive Direct I/O packets between DSP C6678 and xilinx FPGA to achieve 1.25, 2.5, 3.125, and 5 Gbps rates based on interrupt mode, should I use BIOS_start( ) on main() function of dsp?

4- Does BIOS_start( ) affect on throughput of SRIO?

Best Regards,

Mohammad

AM5728: Cannot flash eMMC card from Windows 10

$
0
0

Part Number: AM5728

Hi all,

I would like to make my evmAM5728 board to boot my RTOS app from eMMC. I'm trying to follow steps 4.6.3.2.5.2.1. "Preparing the eMMC" in Processor SDK RTOS Documentation (ver. 06_00_00_07):

  1. Run USB_devMsc_mmcsd example.
  2. Connect the target board eMMC to the host PC. At this point I can see new drive D: in Windows explorer.
  3. Use Win32 Disk Imager to write .img file to eMMC card. I use sd_card.img in C:\ti\processor_sdk_rtos_am57xx_6_00_00_07\prebuilt-sdcards\evmAM572x\sd_card_img\
  4. When I press Write button and confirm overwrite I get following error:

As far as I know, the eMMC is formatted to have 2 partitions. The first one contains u-boot and the second one is the linux partition. Could you please advice  what could be done to complete write to eMMC? Do I need some other tool to accomplish this? Thanks.

System used:

  • AM5728 on BeagleBorad-X15
  • pdk_am57xx_1_0_15
  • processor_sdk_rtos_am57xx_6_00_00_07
  • bios_6_75_02_00
  • Windows 10 Pro
  • Win32 Disk Imager 1.0

RTOS/TMDXICE110: ADC example project on TMDXICE110

$
0
0

Part Number: TMDXICE110

Tool/software: TI-RTOS

Hi,

is there any pre-compiled project related to ADC (analog input reading) for the TI Sitara family?

I use an ICE AMIC110 board and I need to test the input DC potential on bare metal with ADC, I would like to start with an easy example if possible.

thanks,

Giulio

AM5716: USB gadget: link stuck in Compliance state

$
0
0

Part Number: AM5716

Hello!

I'm facing in issue related to AM5716 USB3 controller in peripheral mode. My device is a bus powered USB gadget (ACM + MTP). It always works correctly when connected to USB2 port. USB3 also operates correctly with most PCs and laptops. But some hosts (mostly Intel H97 based) do not detect my device. I tried to debug link state on device side using DebugFS in SDK documentation. I found that link gets stuck in Compliance state (in rare cases in RX.Detect state). I tried to restart gadget, to force different link states, but it doesn't help at all. I also found very similar (and unresolved) issue described in linux-usb list: https://www.spinics.net/lists/linux-usb/msg182579.html

Please help me to resolve link issues. I have access to Beagle 5000 USB analyzer if it could help. Guys from linux-usb also have it, they figured out that issue is caused by LFPS timeout.

CCS/TMDSEVM6657: Helloworld dhcp ping timeout

$
0
0

Part Number: TMDSEVM6657

Tool/software: Code Composer Studio

Dear Sir/Madam

The helloworld built by CCSv8.5 has lots of ping timeout.

We have built  Helloworld  from different environments.

#1, Helloworld from mcsdk_2_01_01_04/../ndk with CCSV5.5 , these are in shipped DVD with EVM board, and mcsdk will not be supported by TI.

#2 Helloworld from Processor-SDK c665x_5_03_00_07 with CCSV8.3, Processor-SDK currently supported TI.

Result:

#1 run perfect on evm6657 loaded by emulator with evm6657l.gel.

#2 run with lots of ping timeout  loaded by emulator with evm6657l.gel.

We need to use Processor-SDK c665x_5_03_00_07, CCSv8 in our project this time and the Helloworld will be our reference code.

Is there anything else we should to make #2 Helloworld without ping timeout?

Thank you in advance

Min

DSP5535 TIesr


AM3358: CAN external loopback

$
0
0

Part Number: AM3358

Does DCAN module have any external dependency(CAN transceiver) to test external loopback mode ? 

PROCESSOR-SDK-AM65X: How do we disable TI IDK board EEPROM detection in SDK 5.3.0.7?

$
0
0

Part Number: PROCESSOR-SDK-AM65X

My understanding is that in the EEPROM on the eval board, there are functions to detect the different eval board configurations, which will then change portions of the boot process. Since we are trying to boot from a custom board, these functions are no longer required and our EEPROM will be empty. Where in the 5.3.0.7 SDK should we be commenting out the board detect?

Thanks,

Andrea

Linux/AM4378: what controls the backlight on EVM using linux?

$
0
0

Part Number: AM4378

Tool/software: Linux

we are writing a program where we would like to have complete control of the backlight but it would appear that we do not.

linux SDK ti-processor-sdk-linux-am437x-evm-04.03.00.05

am4378 EVM

in the program, for right now weston is disabled at the start of the program via: 

system("systemctl stop weston");

when the program is active and disabling the backlight off control in our code, if we don't touch anything for a while the backlight still turns off

is this a result of us not entirely disabling weston from start up or is something else controlling the backlight? if so how can i disable it so we are the only master?

AM5746: PCIe compliance test

$
0
0

Part Number: AM5746

Hi,

My customers want to perform a PCIe compliance test on AM5746 custom board.

They want to output a specific bit pattern from the AM5746.
It is not a method to confirm by response from CLB.
* CLB is used only for waveform measurement
(Bit pattern K28.5-, D21.5, K28.5 +, D10.2)

We thought that the signal could be output by rewriting the following registers from ICE.
 PCIECTRL_RC_DBICS_LNK_CAS_2
So we had questions.

1. Are there any PCIe projects that output the desired pattern?
AM5746 TI-RTOS pdk_am57xx_1_0_11

2. We want to test with the following settings. Would you tell me the procedure?
We thought of the following way.

 (1) Set to Gen2 (5GT / s)
 PCIECTRL_RC_DBICS_LNK_CAS_2: TRGT_LINK_SPEED
 Write 0x2

 (2) De-Emphasis setting (-3.5dB, -6dB)
 PCIECTRL_RC_DBICS_LNK_CAS_2: COMPL_PRST_DEEPH
 How can we set to -3.5dB and -6dB?

 (3)Determination of test pattern
 I want to output the following pattern.
 * K28.5-, D21.5, K28.5 +, D10.2
 Would you tell me the settings?

 (4)Test pattern output (compliance test start)
 PCIECTRL_RC_DBICS_LNK_CAS_2: ENTR_COMPL
 Write 0x1

3. We can't understand the difference.
・PCIECTRL_RC_DBICS_LNK_CAS_2、
・PCIECTRL_RC_DBICS2_LNK_CAS_2
Which should we set? Would you tell me about the difference.

AM5706: Power for AM570X

$
0
0

Part Number: AM5706

Hello,

First,I would like to ask if the AM570X is powered,  TPS65916 and LP87332D + LP873220, which is more suitable for cost consideration?Which is main push  of TI ?

Second ,about TPS22965QWDSGRQ1 and TLV62130RGT ,which chip is used in large quantities, the cost of which is lower, because our company is currently using TLV62130RGT more , i want to replace TPS22965QWDSGRQ1 by TLV62130RGT .but it seems TPS22965QWDSGRQ1 is cheaper to see the official website , please inform me huriiedly! Later i find  that i must use TLV62130RGT ,because my system input is 5V。

Third,in design TIDA-01425,the VIN OF TPS51200  is SYS_3V3, but my system power is 5V。First,The 5V input,  through LP87332D and LP873220, generate various power supplies required by AM570X, and finally generate 3.3V through TLV62130. If this 3.3V is used to generate VDD_REF and VDDR_VTT, then the time between VDD_DDR_1V35 and VDD_DDR_1V35 will be too long. you know the vin  of TPS51200 MUST be 3.3V,SO I DON'T know use which vin to produce VDD_REF and VDDR_VTT ?

Fouth,can i connect all the input of LP87332D + LP873220  together to my main power 5V, AND two En  of LP87332D + LP873220  directly to 5V(INPUT).

FiFth,in the design TIDA-01425 ,R96 and R96 ,I see they are all populated,Why is this so there is no problem? Because I do not have sys——3v3,my system input power is 5V,so i should choose R97 POPULATED,RIGHT?

Sixth,IN  “LP87332D and LP873220 User’s Guide to Power AM570x”  document ,it says  When system has only 3.3V rail available, VDDA_USB3V3 should be connected to 3.3V rail via load switch. LDO1 of LP87332D can be used as enable for the load switch. VDDA_USB3V3 means the pin AA10(VDDA3V_USB_1)and pin Y10(VDDA3V_USB_2) connected to the output of the switch TPS22965QWDSGRQ1, RIGHT?

Seventh,https://e2e.ti.com/support/processors/f/791/p/717998/2647946?tisearch=e2e-sitesearch&keymatch=LP87332D%20EN%20%20AM570X#2647946,in this link,LP87332D + LP873220 is not recommended when VBUS detection or dual-voltage SD card are needed。What is VBUS detection ?

TDA2EG-17: TDA2EG-17 IPU HDMI output

$
0
0

Part Number: TDA2EG-17

HI master:

     sdk: processor_sdk_vision_03_05_00_00  

     my board boot as linux target,

    now

/* PHY_PWR_CMD */
static Int32 halHdmiWpSetPhyPwr(vpsHal_hdmiPhyPwr status)
{
    Int32  retVal = BSP_SOK;
    UInt32 cnt;
    UInt32 regVal;
	GT_0trace(VpsHalTrace, GT_INFO, "YGJ halHdmiWpSetPhyPwr-------------\r\n");

    /* Command for power control of HDMI PHY */
    HW_WR_FIELD32(
        SOC_HDMI_WP_BASE + HDMI_WP_PWR_CTRL,
        HDMI_WP_PWR_CTRL_PHY_CMD,
        status);

    /* Status of the power control of HDMI PHY */
    regVal = HW_RD_FIELD32(SOC_HDMI_WP_BASE + HDMI_WP_PWR_CTRL,
                           HDMI_WP_PWR_CTRL_PHY_STATUS);
    cnt = 0;
    while ((regVal != status) && (cnt < 1000U))
    {
        BspOsal_sleep((UInt32) 1U);
        regVal = HW_RD_FIELD32(SOC_HDMI_WP_BASE + HDMI_WP_PWR_CTRL,
                            HDMI_WP_PWR_CTRL_PHY_STATUS);
        cnt++;
		
		GT_1trace(VpsHalTrace, GT_INFO, "YGJ halHdmiWpSetPhyPwr------------cnt=%d\r\n",cnt);
    }
    if (cnt >= 1000U)
    {
        if (VPSHAL_HDMI_PHYPWRCMD_TXON == status)
        {
            /* In case HDMI cable is not connected PHYPWR status wont change to
             * TxOn till cable is connected. Donot return error here */
        }
        else
        {
            retVal = BSP_ETIMEOUT;
        }
		
		GT_0trace(VpsHalTrace, GT_INFO, "YGJ halHdmiWpSetPhyPwr------------2-\r\n");
    }

    return (retVal);
}


Int32 vpshal_HdmiPhyPowerOn(const VpsHal_DssHdmiTimingParam *timing)
{
    Int32  retVal  = BSP_SOK;
    UInt16 freqout = 1U;
	GT_0trace(VpsHalTrace, GT_INFO, "YGJ vpshal_HdmiPhyPowerOn-------------\r\n");

    /* enable divby2 */
    HW_WR_FIELD32(
        SOC_HDMI_PHY_BASE + HDMI_BIST_CONTROL,
        HDMI_BIST_CONTROL_DIV2EN_HFBITCLK,
        0x01U);

    retVal = halHdmiWpSetPhyPwr(VPSHAL_HDMI_PHYPWRCMD_LDOON);
	GT_1trace(VpsHalTrace, GT_INFO, "YGJ vpshal_HdmiPhyPowerOn-----------2--retVal=%d\r\n",retVal);

    /*
     *  HDMI_WP_PWR_CTRL doesn't seem to reflect the change in power states,
     *  ignore the error for now - It should be on HPD else might burn out
     */

    /*
     * Read address 0 in order to get the SCP reset done completed
     * Dummy access performed to make sure reset is done
     */
    HW_RD_REG32(SOC_HDMI_PHY_BASE + HDMI_TX_CONTROL);

    /*
     * Write to phy address 0 to configure the clock
     * use HFBITCLK write HDMI_TXPHY_TX_CONTROL_FREQOUT field
     */
    if (timing->pixel_clock < 62500)
    {
        freqout = 0U;
    }
    else if ((timing->pixel_clock >= 62500) && (timing->pixel_clock < 185000))
    {
        freqout = 1U;
    }
    else
    {
        /* clock frequency > 185MHz */
        freqout = 2U;
    }

    HW_WR_FIELD32(
        SOC_HDMI_PHY_BASE + HDMI_TX_CONTROL,
        HDMI_TX_CONTROL_FREQOUT,
        freqout);

    /* Write to phy address 1 to start HDMI line (TXVALID and TMDSCLKEN) */
    HW_WR_REG32(SOC_HDMI_PHY_BASE + HDMI_DIGITAL_CONTROL, 0xF0000000U);

    /* Write to phy address 3 to change the polarity control */
    HW_WR_FIELD32(
        SOC_HDMI_PHY_BASE + HDMI_PAD_CONFIG_CONTROL,
        HDMI_PAD_CONFIG_CONTROL_FLIP_P_N_ORDER_CLK,
        0x01U);

    retVal += halHdmiWpSetPhyPwr(VPSHAL_HDMI_PHYPWRCMD_TXON);
    GT_1trace(VpsHalTrace, GT_INFO, "vpshal_HdmiPhyPowerOn-------------retVal=%d\r\n",retVal);
    return (retVal);
}

Because I did not connect to the HDMI receiver, resulting in

Int32 vpshal_HdmiPhyPowerOn (const VpsHal_DssHdmiTiming Param*timing)

Called

HalHdmiWpSetPhyPwr (VPSHAL_HDMI_PHYPWRCMD_TXON);

RegVal = HW_RD_FIELD32 (SOC_HDMI_WP_BASE + HDMI_WP_PWR_CTRL,

HDMI_WP_PWR_CTRL_PHY_STATUS;

The read state has never been VPSHAL_HDMI_PHYPWRCMD_TXON

RegVal!= VPSHAL_HDMI_PHYPWRCMD_TXON;

Static Int32 halHdmiWpSetPhyPwr (vpsHal_hdmiPhyPwr status)

{

...

RegVal = HW_RD_FIELD32 (SOC_HDMI_WP_BASE + HDMI_WP_PWR_CTRL,

HDMI_WP_PWR_CTRL_PHY_STATUS;

CNT = 0;

While ((regVal!= status) & (cnt < 1000U)

{

BspOsal_sleep ((UInt32) 1U);

RegVal = HW_RD_FIELD32 (SOC_HDMI_WP_BASE + HDMI_WP_PWR_CTRL,

HDMI_WP_PWR_CTRL_PHY_STATUS;

Cnt++;


}

If (cnt >= 1000U)

{

If (VPSHAL_HDMI_PHYPWRCMD_TXON== status)

{

/* In case HDMI cable is not connected PHYPWR status wont change to

* TxOn till cable is connected. Donot return error here*/

}

Else

{

RetVal = BSP_ETIMEOUT;

}


}

}

How can I keep the output when I don't connect to the HDMI receiver?

AM4378: What is the main reason for choosing 24MHZ as the master clock of AM437X evaluation board ?

$
0
0

Part Number: AM4378

Dear sir,

     In the AM437X evaluation board ,24MHZ  (  instead of 19.2mhz, 25MHZ ,26mhz ) is selected as master clock . What is the main reason for this?


Linux/AM3357: Bitbake errors

$
0
0

Part Number: AM3357

Tool/software: Linux

Hi All,

I am trying to sync and compile the build for TI  SDK using processor-sdk-rocko-config.txt file where I am getting the errors and not able to move forward for compilations.

bitbake curl
ERROR: Unable to start bitbake server
ERROR: Last 10 lines of server log for this session (/home/kpachava/tisdk/build/bitbake-cookerdaemon.log):
File "/home/kpachava/tisdk/sources/bitbake/lib/bb/cooker.py", line 197, in __init__
self.initConfigurationData()
File "/home/kpachava/tisdk/sources/bitbake/lib/bb/cooker.py", line 356, in initConfigurationData
self.databuilder.parseBaseConfiguration()
File "/home/kpachava/tisdk/sources/bitbake/lib/bb/cookerdata.py", line 316, in parseBaseConfiguration
raise bb.BBHandledException
bb.BBHandledException
ERROR: Failed to obtain external Linaro toolchain version: Execution of '/opt/gcc-linaro-7.2.1-ti2018.00-armv5-x86_64_arm-linux-gnueabi/bin/arm-linux-gnueabi-gcc -v' failed: command not found
ERROR: Failed to obtain external Linaro toolchain version: Execution of '/opt/gcc-linaro-7.2.1-ti2018.00-armv5-x86_64_arm-linux-gnueabi/bin/arm-linux-gnueabi-gcc -v' failed: command not found
ERROR: Error: EXTERNAL_TOOLCHAIN path '/opt/gcc-linaro-7.2.1-ti2018.00-armv5-x86_64_arm-linux-gnueabi' does not exist

I don't know from where I can download the gcc-linaro-7.2.1-ti2018.00-armv5-x86_64_arm-linux-gnueabi compiler 

PROCESSOR-SDK-AM335X: LCD flicker

$
0
0

Part Number: PROCESSOR-SDK-AM335X

Hi,

We are using custom board having am335x processor. We interface LCD for with custom board. While running output on LCD it is showing flickering. Anybody knows why this is happened? Any more information required regarding this issue

I am attaching here videos related to flickering issue.(Please visit the site to view this video)

AM6526: Peripheral access from Cortex-R5

$
0
0

Part Number: AM6526

Hi,

To access to USB/Ethernet/UART from Cortex-R5, I think the route will be as follows:

   Coretex-R5 cores <--> MCU NAVSS (UDMA) <--> MCU_CBASS0 <--> CBASS0 <--> USB/Ethernet/UART

Is it correct?

Best regards,

HaTa.

AM6526: RTOS drivers usage for baremetal

$
0
0

Part Number: AM6526

Hi,

Many device drivers are released as described on .

It can be used not only on RTOS but also on baremetal projects?

Best regards,

HaTa.

AM6526: GPMC throughput with FPGA

Viewing all 17527 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>