Quantcast
Viewing all articles
Browse latest Browse all 17527

OMAP-L138: state of USB0_DRVVBUS when powering down the PHY

Hi

Can anyone confirm what state the USB0_DRVVBUS is in when the PHY is powered down?

More specifically, if the register bits USB0PHYPWDN and USB0OTGPWRDN are set to 1, what happens to USB0_DRVVBUS? Is it driven to its inactive state (LOW) or does it float?

Kind regards

Neil


Viewing all articles
Browse latest Browse all 17527

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>