Hello,
where can I get a timing model (verilog) for the OMAP-L138 DDR controller?
Many thanks,
Milan
↧
OMAP-L138 - timing model for DDR interface
↧
Channel:
Processors forum - Recent Threads
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Processors forum - Recent Threads
- Channel Number: 15011412
- Language: English
- Registered On: June 6, 2013, 12:37 pm
- Number of Articles: 17527
- Latest Snapshot: December 20, 2019, 9:13 am
- RSS URL: http://e2e.ti.com/support/dsp/omap_applications_processors/f/42/rss.aspx?mode=0
- Publisher: http://e2e.ti.com/support/processors/f/791
- Description:
- Catalog: //processors201.rssing.com/catalog.php?indx=15011412
© 2024 //www.rssing.com