Part Number:OMAP-L138
On the DSP, do the MAR bits only control the caching for L2? or does it control L1 as well?
aka If don't enable the MAR bit (MAR128) for Shared Memory (0x80000000), and I have L1D & L2 caches enabled, does this memory range get cached into L1D?