Quantcast
Channel: Processors forum - Recent Threads
Viewing all articles
Browse latest Browse all 17527

Failed to make C6748's USB 2.0 port to send TEST_J pattern

$
0
0

Dear All,

I've a trouble when I try to make C6748's USB 2.0 port to send test pattern, e.g., TEST_J.

Both the USB DP & DM signals simply stay at 0V.

Below is a list of what I do in my program:

// Enable USB0 Controller
//
PSCModuleControl (SOC_PSC_1_REGS, HW_PSC_USB0, PSC_POWERDOMAIN_ALWAYS_ON,
PSC_MDCTL_NEXT_ENABLE);

// Enable USB0 Phy

//
HWREG(SOC_SYSCFG_0_REGS + SYSCFG0_CFGCHIP2) &= ~SYSCFG_CFGCHIP2_USB0PHYPWDN ;

// Enable USB0 OTG Subsystem
//
HWREG(SOC_SYSCFG_0_REGS + SYSCFG0_CFGCHIP2) &= ~SYSCFG_CFGCHIP2_USB0OTGPWRDN ;

// Disable USB0 Phy reset
//
HWREG(SOC_SYSCFG_0_REGS + SYSCFG0_CFGCHIP2) &= ~SYSCFG_CFGCHIP2_RESET ;

// Enable TEST_J

HWREGB(USB_0_TESTMODE) &= 0xF0 ;

HWREGB(USB_0_TESTMODE) |= USB_0_TESTMODE_TEST_J ;

I'm wondering if there is anyone could advise what's wrong with my steps?

Regards,

Oliver


Viewing all articles
Browse latest Browse all 17527

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>