I use interprocessor interaction. I reserved an internal memory region 0x80000000 for that reason. But htere is a problem: when the ARM core writes into that memory DSP can't read an actual information because it reads drom its L1D cache. Are there any methods to force the DSP core refresh its L1D cache?
↧