Quantcast
Channel: Processors forum - Recent Threads
Viewing all articles
Browse latest Browse all 17527

TMS320C6678: TMS320C6678: Hyperlink remote interrupts

$
0
0

Part Number: TMS320C6678

Hi,

     Having a setup with 2 EVM c6678 boards connected through hyperlink.

     Supposing evmA is sending a data to evmB and wants to notify it about new data available by using remote interrupts generation as in slide 9 of the following TI presentation:  https://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/791/KeyStone-Hyperlink.pptx

     I set the intlocal=0 and int2cfg=1 for satisfying this scenario.

     What register and what value/field must be written on evmA to stimulate I_0 and/or I_63 symmetrically if needed and what register must be read from evmB to differentiate if I_0 or I-63 was triggered from evmA?

     What need to be done as int acknowledge on evmB to be ready for a new vusr_INT0 trigger?

      What must be done on evmB to generate a a new event?

     Should I wait for handle and clear some status on evmB before triggering a new event on evmA?

 

       To summarize: I want from evmA to trigger evmB with 2 different events (I_0 and I_63). What registers should I set on evmA and what registers should I read on evmB to detect what event was set on evmA as source of interrupt?

    On which core from evmB will be triggered the vusr_INT0 handler?

Thank you,

   /Daniel


Viewing all articles
Browse latest Browse all 17527

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>