Quantcast
Channel: Processors forum - Recent Threads
Viewing all articles
Browse latest Browse all 17527

CCS/TMS320C6654: About DMA configuration of SPI to read/write from/to nor flash.

$
0
0

Part Number: TMS320C6654

Tool/software: Code Composer Studio

Hi,

This issue is relative to

I actually implemented the initialization of dma part.

Then I noticed that both of SPIBUF & SPIDAT1 have 16 bit data register so copied user buffer is limited to 16bit(2byte).

From above e2e thread, that is mentioned as the follow.

>>But please make ACNT with a value like 64, 128, not 4. From your application, it is one time program and trigger, the actual transfer is split into multiple blocks, limited by the EDMA DBS and the data line width of SPI NOR.

Therefore I recognized that DBS value is 64 Byte so it can be set to acnt = 64 for optimization however the destination of copied buffer register has only 2 byte and spi nor flash data line width is also limited to the same.

In this case, Is there no problem to set acnt = 64? It seems that it is correct to set acnt =2, bcnt=framesize, ccnt=copysize /(acnt*bcnt) with A sync transfer.

My understanding wrong ?

regards,


Viewing all articles
Browse latest Browse all 17527

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>