Quantcast
Channel: Processors forum - Recent Threads
Viewing all articles
Browse latest Browse all 17527

Cannot set EDMA3’s IER registers even when DRAEn enabled

$
0
0

Hi,

For EDMACC0 on L138 whose base address is 0x01c00000 according to <SPRS586C, Table 2-4. Top Level Memory Map>, even if I have set all DRAE0 bits to 1 for the ARM core, I found I still cannot change IER register’s value, either via global registers or shadow region registers:

Manipulating IESR (global register @ 1060h, or shadow region 0 @ 2060h) seems futile.

The ARM core is running in SYSTEM mode (CPSR [4:0] = 11111).

Any help is appreciated!

 

Paul


Viewing all articles
Browse latest Browse all 17527

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>