Hi,
The PHY we are using on our custom board has an errata which states that the "MIN required RMII hold time is 7ns. should be 2ns per spec." What registers control the RMII delay for the data lines? Is it possible to delay the data lines from the PHY to the 6748 DSP?
Thanks,
Will